{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

LTU-EX-04075-SE - 2004:075 CIV MASTERS THESIS Evaluating...

Info icon This preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
MASTER’S THESIS 2004:075 CIV PETER MAGNUSSON Evaluating Xilinx MicroBlaze for Network SoC Applications MASTER OF SCIENCE PROGRAMME Department of Computer Science and Electrical Engineering EISLAB - Embedded Internet Systems Laboratory 2004:075 CIV • ISSN: 1402 - 1617 • ISRN: LTU - EX - - 04/75 - - SE
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Evaluating Xilinx MicroBlaze for Network SoC solutions Master’s Thesis in Computer Engineering Peter Magnusson [email protected] 10th January 2004
Image of page 2
Abstract This thesis aims to create a System on Chip (SoC) solution for various network devices. A solution with network peripherals, processor core and network software in a single chip is designed and evaluated. Typical applications of a network System on Chip include Ethernet switches, Internet- enabled embedded systems, small Internet Protocol clients for handheld devices and simple Internet gateways. The the solution utilizes the Xilinx MicroBlaze soft processor core, MicroBlaze Development Kit, IBM CoreConnect On-Chip Peripheral Bus (OPB) peripherals and Xilinx Virtex Field Programmable Gate Array (FPGA).
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Acknowledgment The evaluation of the Xilinx MicroBlaze has been performed as a Master Thesis work in Computer Science and Engineering. The work was performed at the Department of Computer Science and Electrical Engineering (CSEE) and Embedded Internet Systems Laboratory (EISLAB) at Luleå University of Technology. I wish to thank Per Lindgren (PhD) for supervising my thesis. Jonas Thor (PhD student) for feedback on various computer engineering topics. Jens Eliasson (MScE) for various MicroBlaze discussions. Students Frederik Schmid, Jan Dahlberg, Johan Mattsson, Stefan Nilsson and Jimmie Wiklander for reusing and verifying my Ethernet MAC. Students Stefan Nilsson, Frederik Schmid and Jimmie Wiklander for MicroBlaze lwIP implementation. Jens Eliasson (MScE), Tim Johansson (MScE) and Sara Lidqvist (MScE) for proof-reading my thesis. Xilinx Inc for permitting reprint of figures originally published by Xilinx Inc. IBM for permitting reprint of figures originally published by International Busi- ness Machines Corporation (IBM). During the thesis work, I have taught MicroBlaze based System on Chip (SoC) devel- opment to MScE students in the Project in Digital Synthesis course at CSEE. Addi- tional credits goes to these students for valuable input. 2
Image of page 4
Contents 1 Introduction 8 1.1 Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 1.2 Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 1.3 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.3.1 Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.3.2 Software . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.3.3 Hardware . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.4 Thesis outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2 Technology & Background 11 2.1 System on Chip (SoC) solutions . . . . . . . . . . . . . . . . . . . . 11 2.1.1 System on Chip or Microcontroller? . . . . . . . . . . . . . . 11 2.2 Application Specific Integrated Circuit (ASIC) . . . . . . . . . . . . 12 2.3 Programmable logic device (PLD) . . . . . . . . . . . . . . . . . . . 12 2.3.1 Field Programmable Gate Array (FPGA) . . . . . . . . . . . 12 2.4 Hardware Description Language (HDL) . . . . . . . . . . . . . . . . 12 2.5 Processor cores . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.5.1 Soft, firm and hard cores . . . . . . . . . . . . . . . . . . . . 13 2.5.2 Instruction Set Architectures . . . . . . . . . . . . . . . . . . 13 2.5.3 Soft Processors . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5.4 Why are processor cores and software used? . . . . . . . . . 14 2.6 IBM CoreConnect Bus architecture . . . . . . . . . . . . . . . . . . . 14 2.6.1 On-Chip Peripheral Bus (OPB) . . . . . . . . . . . . . . . . 16 2.6.2 Xilinx OPB . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.7 Networks and the OSI reference model . . . . . . . . . . . . . . . . . 17 2.8 About Ethernet 10/100 MBit/s . . . . . . . . . . . . . . . . . . . . . 19 2.8.1 Link Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.8.2
Image of page 5

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern