Bhavani_Rajkumar (M.Sc.Th.) - Interfacing Network on Chip...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Interfacing Network on Chip Systems to Internet Bhavani Prasad Kommineni Rajkumar Srinivasan Master of Science Thesis 2004 EMBEDDED ELECTRONICS
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EXAMENSARBETETS TITEL Interfacing Network on Chip Systems to Internet Bhavani Prasad Kommineni Rajkumar Srinivasan Detta examensarbete är utfört vid Ingenjörshögskolan i Jönköping inom ämnesområdet {Interfacing Network on Chip Systems to Internet}. Arbetet är ett led i den treåriga högskoleingenjörsutbildningen. Författarna svarar själva för framförda åsikter, slutsatser och resultat. Handledare: Prof. Shashi Kumar and Senior Lecturer Alf Johansson Examinor: Prof. Shashi Kumar Omfattning: 20 p (D-nivå) Datum: Arkiveringsnummer:
Background image of page 2
Abstract ________________________________________________________________________________ Abstract The objective of the thesis is to interface Network on Chip (NoC), a future communication architecture for System on Chip (SoC), to Internet. The Network on Chip needs to communicate through the other networks like internet to share the resources and/or send the information over the internet. There is no work done to interface these two very different networks and doesn’t have any information, so the main design phase is to model the interface and make performance evaluations. The various options to integrate the NoC and Internet have been analysed and a bridge is proposed to interface a Network on chip based system to Internet. We have modelled the bridge behaviour using the Specification and Description Language (SDL) to analyse its functionality in detail and to evaluate its performance. Internet and NoC system are also modelled using SDL language for statistical purpose, in order to evaluate our bridge model. A discrete event simulator is used to simulate the bridge model. Using the SDL performance simulator results were obtained and analysed. It is found from the evaluation results that at the time of communication from Internet to NoC and NoC to internet more buffers at input of bridge gives better performance as compared to its output buffer. One exception to the above conclusion is that when testing the system with continuous data from Internet to NoC, increasing the buffer at output of bridge provides better performance compare to buffers at input of bridge. Keywords Network on Chip (NoC), On Chip Communication, SDL, System on Chip (SoC), Protocols, Bridge, Performance Evaluation
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Acknowledgements ________________________________________________________________________________ Acknowledgements We would like to thank all the persons who provided support and encouragement throughout the pursuit of this project. Especially we would like to thank: Dr. Shashi Kumar for giving us opportunity to work in the area of latest research area of Network on Chip and his invaluable guidance. KK Research Foundation for financial support to this project Alf Johansson for his support in understanding the system hardware and his patience to listen to our problems.
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 52

Bhavani_Rajkumar (M.Sc.Th.) - Interfacing Network on Chip...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online