lab3mb - Lab 3 Adding Custom IP Lab MicroBlaze Adding...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Lab 3 Adding Custom IP Lab: MicroBlaze
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Adding Custom IP Lab: MicroBlaze Introduction This lab guides you through the process of adding a custom OPB peripheral to a processor system by using the Import Peripheral Wizard. Objectives After completing this lab, you will be able to: Add a custom IP to your design Modify the UCF file Implement the design Procedure The purpose of this lab exercise is to complete the hardware design started in Lab 1 and extended in Lab 2. Lab 1 included the MicroBlaze™ processor, mb_opb, debug_module, OPB UART, two GPIOs, DLMB controller, ILMB controller, and LMB BRAM. Lab 2 added the remaining IP, except for a GPIO instance for the 7-segment LEDs, to extend the hardware design. Adding Custom IP Lab: http://university.xilinx.com 7c-3 MicroBlaze [email protected]
Background image of page 2
In this lab, you will use the Import Peripheral Wizard of Xilinx Platform Studio (XPS) to create a user peripheral from an HDL module, add an instance of the imported peripheral, and modify the system.ucf file to provide an interface to the on-board 7-segment LED module. MicroBlaze LMB BRAM Cntlr BRAM LMB BRAM Cntlr OPB Bus MY IP 7Seg LED PSB UART INTC Timer GPIO GPIO GPIO LEDs SWs MDM Figure 7c-1. Completed Design This lab comprises several steps involving the addition of a custom OPB peripheral. Although the change to the hardware is simple, the lab illustrates the integration of a user peripheral through the importing peripheral wizard. The lab also illustrates the use of an existing peripheral to provide the OPB bus interface. Below each general instruction for a given procedure, you will find accompanying step-by-step directions and illustrated figures providing more detail for performing the general instruction. If you feel confident about a specific instruction, feel free to skip the step-by-step directions and move on to the next general instruction in the procedure. Note: If you are unable to complete the lab at this time, you can download the lab files for this module from the Xilinx University Program site at http://university.xilinx.com Adding Custom IP Lab: http://university.xilinx.com 7c-4 MicroBlaze [email protected]
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Opening the Project Step 1 Create a lab3mb folder under c :\xup\embedded\labs\ . If you wish to continue with your completed design from lab2 then copy the contents of the lab2mb folder into the lab3mb folder, otherwise, if you wish to start with a known good design, then copy the contents of c :\xup\embedded\mb_completed\lab2mb into the lab3mb folder. Launch Xilinx Platform Studio (XPS) and open the project file located in c :\xup\embedded\labs\lab3mb . Create a lab3mb folder in the c:\xup\embedded\labs directory. If you wish to continue with your completed design from lab2 then copy the contents of the lab2mb folder into the lab3mb folder, otherwise, if you wish to start with a known good design, then copy the contents of c :\xup\embedded\mb_completed\lab2mb into the lab3mb directory. Open XPS by clicking
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/11/2009 for the course CSE CS taught by Professor Crm during the Spring '08 term at Indian Institute of Technology, Kharagpur.

Page1 / 22

lab3mb - Lab 3 Adding Custom IP Lab MicroBlaze Adding...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online