Electrical Engineering 145M - Spring 1999 - Derenzo - Midterm 1

Electrical Engineering 145M - Spring 1999 - Derenzo - Midterm 1

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Name (Last, First) Student ID number EECS145M 1999 Midterm #1 Page 1 Derenzo UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Monday, March 1, 1999 PROBLEM 1 (16 points) In this course we have discussed four interfacing components that have one input signal, one control input, and one output signal. Timing diagrams for these four components as they would occur in typical use are shown below: Input Control Output Interfacing component 1 Input Control Output Input Control Output Input Control Output Interfacing component 2 Interfacing component 3 Interfacing component 4
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Name (Last, First) Student ID number EECS145M 1999 Midterm #1 Page 2 Derenzo For each interfacing component listed below in column one, enter its number in column two: Name Interfacing component number Transparent latch Tri-state driver Edge-triggered flip-flop Sample-and-hold amplifier
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 6

Electrical Engineering 145M - Spring 1999 - Derenzo - Midterm 1

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online