{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

lec_07_datapath_and_control_5_spr08_s1

lec_07_datapath_and_control_5_spr08_s1 - Lecture 7...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Lecture 7 – Multicycle Datapath & Control EE-449 Computer Organization Spring 2008 Salvador Fallorina CSULA Exceptions & Performance 04-16-08 1 Fallorina | CSULA
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Fallorina | CSULA 2 Review: Output & Next State Functions • Output depends only on present state • Therefore, output function = states where output is asserted (i.e. “1”) • Next State depends on both Present State and Inputs • Therefore, Next State function = Present states and Inputs from branched pairs
Background image of page 2
EE-449 Lec. 07 of 26 Review: Output & Next State Functions Fallorina | CSULA 3 What is IorD? NextState9?
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Review: Microprogramming Fallorina | CSULA 4 FSM: Control represented in a state diagram Microprogramming: Control represented in a sequence of microinstructions 0 1 2 3 4 5 6 7 8 9
Background image of page 4
EE-449 Lec. 07 of 26 Review: Microprogram Sequence Fallorina | CSULA 5 • Each line corresponds to a set of control signal. Notation is changed. Symbolic vs. binary • Sequence of execution is set by “Sequencing “ field • Dispatch 1 can go to Mem1, Rformat1, BEQ1, or JUMP1 • Dispatch 2 con go to LW2 or SW2 0 1 2 3 4 5 6 7 8 9
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Microprogram Sequencing (R-Type) Fallorina | CSULA 6 Fetch Dispatch 1 Dispatch 2 Seq 01 000000 0 1 2 3 4 5 6 7 8 9 0110 0110
Background image of page 6
EE-449 Lec. 07 of 26 Review: Effect of Adding Instructions 1. May need to modify or add new values  for one or more of the fields  (and assign  translation into control signals) 1. Describe the microinstruction in one or  more lines  1. May need to add another row to the  dispatch tables Fallorina | CSULA 7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Exceptions Fallorina | CSULA 8
Background image of page 8
EE-449 Lec. 07 of 26 Exceptions and Exception Handling Definition:  Exceptions are unexpected events  that change the flow of instruction execution. Types: Interrupts (external):   I/O from hardware Timer Exceptions (internal):  Error conditions:  arithmetic overflow undefined instruction Breakpoint System call Hardware malfunction Memory parity error Fallorina | CSULA 9
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE-449 Lec. 07 of 26 Exception Handling
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}