lec_2_mips_review_spr08_s

lec_2_mips_review_spr08_s - EE-449 Lec 02of 28Lecture 02...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE-449 Lec. 02of 28Lecture 02 – MIPS Review and ISAsEE-449 Computer Organization Spring 2008Salvador FallorinaCSULA03-26-081Fallorina | CSULAEE-449 Lec. 02of 28Outline•ISA•MIPS ISA–Features–Instructions–Addressing Modes–Instruction Formats•ISA Design–CISC vs. RISC approaches–RISC design principles–MIPS as a RISC designFallorina | CSULA2EE-449 Lec. 02of 28Instruction Set Architecture (ISA)Fallorina | CSULA3ApplicationsOperating SystemInstruction Set Architecture (ISA)Microarchitecture Digital LogicCircuits PhysicalCPUMemoryInput/OutputDatapathControlSoftwareHardwareISA : programmer-visible features including the:• register set•instruction set• memory addressing modes• instruction format(Describes the computer architecture at its most essential and irreducible form)EE-449 Lec. 02of 28Why MIPS?•List of ISAs:•Simpler and easier to describe (a good example of a RISC design)•Widely used in embedded systems. Fallorina | CSULA4CISCRISCDesktop, serversIA-32, x86-64, IA-64, Motorola 68000POWER, PowerPC, SPARCEmbedded systems6800MIPS, ARMEE-449 Lec. 02of 28MIPS32 ISA Summary•Load-store architecture–Operates on 32 32-bit general-purpose registers (register file), 32 single-precision floating-point registers•Data Types (32-bit word size)–8-bit bytes, 16-bit half words, 32-bit integers and single-precision floating point, and 64-bit double-precision floating points•Simple and Basic Instructions–Arithmetic and logical operations: add, addi, etc.–Data transfer: lw, sw, etc.–Conditional Branches and Jumps: beq, bne, jal, etc.•Few Addressing Modes–Indexed (Displacement) and Immediate•Fixed instruction encoding(3 instruction formats)–I-format: used for instructions with immediates–J-format: used for j and jal–R-format: used for all other instructionsFallorina | CSULA5EE-449 Lec. 02of 28MIPS32 ISA•Load-store architecture–the ALU only operates on data located in registers. –Load and store instructions are used to transfer data between memory registers.–32 32-bit general-purpose registers (register file), 32 single-precision floating-point registers•Data Types(32-bit word size)–8-bit bytes, 16-bit half words, 32-bit integers and single-precision floating point, and 64-bit double-precision floating pointsFallorina | CSULA6EE-449 Lec. 02of 28MIPS Register FileFallorina | CSULA...
View Full Document

{[ snackBarMessage ]}

Page1 / 28

lec_2_mips_review_spr08_s - EE-449 Lec 02of 28Lecture 02...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online