csse232_hw6_soln

csse232_hw6_soln - Fall 2009-2010 CSSE 232 CSSE 232 –...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Fall 2009-2010 CSSE 232 CSSE 232 – Computer Architecture I Rose-Hulman Institute of Technology Computer Science and Software Engineering Department Homework 6 Solutions 5.43 (3 points each = 18 points) (a) Divide by zero - Page A-51 of the text describes the MIPS divide instruction. For this instruction, if the value in register rt is zero, this exception will be triggered. In cycle 3 i.e. after the instruction fetch and instruction decode (and pre-fetching of operands into registers A and B) stages, it will be known that the value is register rt is to be used as a divisor and if it is zero, the exception should be triggered. The exception will not be triggered by any of the other instructions. (b) Overflow exception - This can be triggered any time the ALU is used for an add or subtract operation. Depending on implementation, cycles 1 (adding 4 to the PC) and 2 (adding the sign-exnted and shufted 16-bit immediate value from the instruction) of all instructions, cycle 3 of lw and sw (memory address calculation), and cycle 3 of the beq instruction (determine if A - B == 0) may trigger this exception. Cycle 3 of R-type instructions (add, sub) should trigger this exception.this exception....
View Full Document

This note was uploaded on 12/04/2009 for the course ECE 471 taught by Professor Someprofessor during the Spring '09 term at Cornell.

Page1 / 4

csse232_hw6_soln - Fall 2009-2010 CSSE 232 CSSE 232 –...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online