HSpice Netlist Extratction with Cadence

HSpice Netlist Extratction with Cadence - HSpice Netlist...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
HSpice Netlist Extratction with Cadence This tutorial explains how to extract a HSPICE netlist from layout view. Prepare the library (If you have done the first tutorial (HSPICE tutorial), you can skip this step.) Since we are using TSMC0.2u technology in the layout, we need to include the corresponding library for the transistor model. Make a directory ~/ee574/library/ Copy all files in /home/ee_qqiu/ee574/library/ to this directory. This will be the library files that you are going to use in the spice simulation for the rest of the class. From Virtuoso (the layout view): a) Get the extracted view of the layout: 1. Select Verify -> Extract. 2. To extract parasitic capacitances for NCSU kit : 1. Click the Set Switches button. 2. Select Extract_parasitic_caps option. If you use capacitors or resistors, like in many analog applications, select Extract_cap and Extract_resistor also. 3.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/12/2009 for the course EECE 574 taught by Professor Qiu during the Spring '09 term at Binghamton.

Page1 / 4

HSpice Netlist Extratction with Cadence - HSpice Netlist...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online