Lab4 - Lab 4 Building an ALU Worth 20 points Due by Friday...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Lab 4: Building an ALU Worth 20 points. Due by Friday, October 23 rd by 11:59pm Lab Objective: You now know enough about logic design to build the LC-3 ALU. In this lab you will build the logic necessary to perform any of the LC-3 operation instructions (ADD, AND, and NOT), but only for 8-bit inputs and an 8-bit output. The purpose of this lab is to gain a better understanding of how a processor does things. You are expected to practice your schematic skills by making your design clean and easy to understand by using multiple pages and nice routing of wires. Lab Description: Start by making a “top” level page that has the interface to your ALU. This page should contain the input switches for setting the opcodes, LEDs to show which operation is being performed, the input values to the ALU (you decide how you want to do that), the clock push button and finally the result. You will use the “Signal Sender” and “Signal Receiver” objects from the Palette to pass data across pages. This also helps make your schematic much
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/14/2009 for the course CMPE 12/l taught by Professor Bazeghi during the Fall '09 term at UCSC.

Page1 / 3

Lab4 - Lab 4 Building an ALU Worth 20 points Due by Friday...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online