CMOS_Static_Gates

CMOS_Static_Gates - ECE 6130/4130: Advance VLSI Systems...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 ECE 6130/4130: Advance VLSI Systems ECE 6130/4130: Advance VLSI Systems Fall 2009 Fall 2009 Combinational Logic Styles: Part Combinational Logic Styles: Part - - I I Pseudo Pseudo - - NMOS NMOS Pass Pass - - Transistor Transistor Transmission Transmission - - Gate Gate Prof. Saibal Mukhopadhyay School of Electrical & Computer Engineering Georgia Institute of Technology
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Reading Materials Reading Materials ± Chapter 7 and 9 : Introduction to VLSI Circuits and Systems , Uyemura, ± Chapter 6: Digital Integrated Circuits: A Design Perspectives, J. M. Rabaey, A. Chandrakasan, B. Nikolic ± Lecture notes (posted in T-square, under “Resources/Lecture Slides”)
Background image of page 2
3 Static CMOS Circuit: Issues Static CMOS Circuit: Issues ± Two devices (one NMOS and one PMOS) is required to implement each variables in a Boolean function ² To implement a function in with N variables 2N devices are required ² Larger area ² Higher power dissipation
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Ratioed Ratioed Logic Logic Less number of transistors V OL > 0 and depends on the ratio of PFET to NFET size
Background image of page 4
5 Pseudo Pseudo - - nMOS nMOS gates. gates. NAND Gate AND-OR-INVERT
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Pseudo Pseudo - - NMOS NMOS V DD ABC D F C L V OH = V DD as in case of CMOS Logic () 2 22 0.5 0.5 : P p DD thp N DD thn OL OL N OL pD D t h p D D t h p pp OL ND D t h n n n D D t h n IV V V V V V I for small V VV W V W ββ β μ βμ =− = = −− ⎛⎞ == × ⎜⎟ ⎝⎠
Background image of page 6
7 Pseudo Pseudo - - NMOS VTC NMOS VTC 0.0 0.5 1.0 1.5 2.0 2.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 V in [V] V ou t [V] W/L p = 4 W/L p = 2 W/L p = 1 W/L p = 0.25 W/L p = 0.5
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Pass Pass - - Transistor Logic Transistor Logic Inputs Switch Network Out Out A B B B • N transistors • No static consumption
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 27

CMOS_Static_Gates - ECE 6130/4130: Advance VLSI Systems...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online