ECE 152A_abet

ECE 152A_abet - University of California, Santa Barbara...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
University of California, Santa Barbara Department of Electrical and Computer Engineering Course Syllabus ECE 152A Digital Design Principles (Required) 5 units Catalog Description : Design of synchronous digital systems: timing diagrams, propagation delay, latches and flip-flops, shift registers and counters, Mealy/Moore finite state machines, Verilog, 2-phase clocking, timing analysis, CMOS implementation, S-RAM, RAM-based designs, ASM charts, state minimization. Prerequisites: ECE 15 or 15A or Computer Science 30 with a minimum grade of C- in each course; open to electrical engineering, computer engineering, and computer science majors only. Text, References, and Software: Textbook: Brown and Vranesic, Fundamentals of Digital Design with Verilog , McGraw Hill, 2007. Software: Xilinx synthesis software Topics Covered and Course Goals: 1. Review of Karnaugh maps; combinational logic design problems. 2. Sequential design building blocks: latches, flip-flops; timing diagrams. 3.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/18/2009 for the course ECE 152a taught by Professor Johnson during the Spring '07 term at UCSB.

Page1 / 2

ECE 152A_abet - University of California, Santa Barbara...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online