fact sheet rev b

fact sheet rev b - ECE 152A Summer 2009 6/22/2009...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 152A – Summer 2009 6/22/2009 Course Fact Sheet Page 1 of 2 University of California, Santa Barbara Department of Electrical and Computer Engineering ECE 152A – Digital Design Principles (5 units) Course Fact Sheet Catalog Description Prerequisites: ECE 15 or 15A or Computer Science 30 with a minimum grade of C- in each course; open to electrical engineering, computer engineering, and computer science majors only. Lecture, 3 hours; laboratory, 6 hours. Design of synchronous digital systems: timing diagrams, propagation delay, latches and flip-flops, shift registers and counters, Mealy/Moore finite state machines, Verilog, 2-phase clocking, timing analysis, CMOS implementation, S- RAM, RAM-based designs, ASM charts, state minimization. Instructor Dr. John M. Johnson ([email protected]) Office hours: Monday and Wednesday, 2:00 – 3:00 PM; held in Harold Frank Hall (Engineering 1), 1124 (digital lab) Lecture Monday and Wednesday, 12:30 – 1:50 PM, North Hall 1109 Teaching Assistants
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/18/2009 for the course ECE 152a taught by Professor Johnson during the Spring '07 term at UCSB.

Page1 / 2

fact sheet rev b - ECE 152A Summer 2009 6/22/2009...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online