L7 - Flip-Flops and Sequential Circuit Design

L7 - Flip-Flops and Sequential Circuit Design - Flip-Flops...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Flip-Flops and Sequential Circuit Design ECE 152A – Summer 2009 July 27, 2009 ECE 152A - Digital Design Principles 2 Reading Assignment s Brown and Vranesic b 7 Flip-Flops, Registers, Counters and a Simple Processor s 7.5 T Flip-Flop b 7.5.1 Configurable Flip-Flops s 7.6 JK Flip-Flop s 7.7 Summary of Terminology s 7.8 Registers b 7.8.1 Shift Register b 7.8.2 Parallel-Access Shift Register
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 July 27, 2009 ECE 152A - Digital Design Principles 3 Reading Assignment s Brown and Vranesic (cont) b 7 Flip-Flops, Registers, Counters and a Simple Processor (cont) s 7.9 Counters b 7.9.1 Asynchronous Counters b 7.9.2 Synchronous Counters b 7.9.3 Counters with Parallel Load s 7.10 Reset Synchronization July 27, 2009 ECE 152A - Digital Design Principles 4 Reading Assignment s Brown and Vranesic (cont) b 7 Flip-Flops, Registers, Counters and a Simple Processor (cont) s 7.11 Other Types of Counters b 7.11.1 BCD Counter b 7.11.2 Ring Counter b 7.11.3 Johnson Counter b 7.11.4 Remarks on Counter Design
Background image of page 2
3 July 27, 2009 ECE 152A - Digital Design Principles 5 Reading Assignment s Brown and Vranesic (cont) b 8 Synchronous Sequential Circuits s 8.1 Basic Design Steps b 8.1.1 State Diagram b 8.1.2 State Table b 8.1.3 State Assignment b 8.1.4 Choice of Flip-Flops and Derivation of Next-State and Output Expressions b 8.1.5 Timing Diagram b 8.1.6 Summary of Design Steps July 27, 2009 ECE 152A - Digital Design Principles 6 Reading Assignment s Brown and Vranesic (cont) b 8 Synchronous Sequential Circuits (cont) s 8.2 State-Assignment Problem b One-Hot Encoding s 8.7 Design of a Counter Using the Sequential Circuit Approach b 8.7.1 State Diagram and State Table for Modulo-8 Counter b 8.7.2 State Assignment b 8.7.3 Implementation Using D-Type Flip-Flops b 8.7.4 Implementation Using JK-Type Flip-Flops b 8.7.5 Example – A Different Counter
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 July 27, 2009 ECE 152A - Digital Design Principles 7 Reading Assignment s Roth b 11 Latches and Flip-Flops s 11.5 S-R Flip-Flop s 11.6 J-K Flip-Flop s 11.7 T Flip-Flop s 11.8 Flip-Flops with Additional Inputs s 11.9 Summary b 12 Registers and Counters s 12.5 Counter Design Using S-R and J-K Flip-Flops s 12.6 Derivation of Flip-Flop Input Equations – Summary July 27, 2009
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 21

L7 - Flip-Flops and Sequential Circuit Design - Flip-Flops...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online