{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

homework 5

# homework 5 - ECE 152A Summer 2009 University of California...

This preview shows pages 1–4. Sign up to view the full content.

ECE 152A – Summer 2009 8/3/2009 Homework #5 – Page 1 of 6 University of California, Santa Barbara Department of Electrical and Computer Engineering ECE 152A – Digital Design Principles Homework #5 Problem #1. For the logic diagram below, complete the timing diagram. You can assume the gate delays are much shorter than the clock period. Is this a Mealy machine or a Moore machine and why?

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 152A – Summer 2009 8/3/2009 Homework #5 – Page 2 of 6
ECE 152A – Summer 2009 8/3/2009 Homework #5 – Page 3 of 6 Problem #2. For the network shown below: 1. Construct a timing diagram for the input sequence: X = 0 1 0 1 0 1 1 1 0 Assume that: 1) X, A and B are all initially equal to 0 2) All transitions of the input X occur on the rising edge of the clock 3) gate delays are much shorter than the clock period. Include all inputs (CLK, X) state variables (A, B) and outputs (Z) in your timing diagram. 2. Construct next state maps for the network. 3. Construct the state table for the network.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 6

homework 5 - ECE 152A Summer 2009 University of California...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online