HW2-CompArchi - Computer Architecture Homework 2 Due...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer Architecture Homework 2 Due: Wednesday, September 23, 2009 1. Suppose that you are told that analysis of a large set of gcc and spice runs on MIPS yielded the following instruction mix and timing characteristics: Frequency Instruction type MIPS examples Average CPI gcc spice arithmetic add, sub, addi 1.0 clock cycles 55% 51% data transfer lw, sw, lui 1.5 clock cycles 31% 40% conditional branch beq, bne 1.6 clock cycles 11% 7% jump j, jr, jal 1.2 clock cycles 3% 2% Compute the effective CPI for MIPS under this set of assumptions. You should average the instruction frequencies for gcc and spice to get the instruction mix. 2. Several researchers have suggested that adding a register-memory addressing mode to a load/store machine might be useful. The idea is to replace sequences of instructions of the form: LW R8, addr (R3) ADD R2, R2, R8 by instructions of the form ADDM R2, addr(R3). Thus in the new instruction set, every instance of a pair
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 2

HW2-CompArchi - Computer Architecture Homework 2 Due...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online