B-03 - Dl1missrate0.0174 Il2missrate0.0334 Dl2missrate0.0334

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Dl1 miss rate                                        0.0174 Il2 miss rate                                         0.0334 Dl2 miss rate                                        0.0334 Dtlb miss rate                                       0.0000 Itlb miss rate                                        0.0000 CPU execution time = IC * CPI * Clock Cycle IC = Instruction count CPI = cycles per instruction CPU execution time = 0.4707(IC * Clock Cycle) Performance = 1/0.4707(IC * Clock Cycle)                    =2.1246/(IC * Clock Cycle) COST OF COMPONENTS: By comparing the prices of various components in the memory hierarchy from a number  of websites such as  www.crucial.com www.intel.com , www.futureshop.ca,  www.thefind.com
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/20/2009 for the course ECE 466 taught by Professor Staff during the Fall '09 term at Clarkson University .

Page1 / 2

B-03 - Dl1missrate0.0174 Il2missrate0.0334 Dl2missrate0.0334

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online