B-01 - COMPUTERARCHITECTURESIMULATIONPROJECT PROJECTOVERVIEW

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
COMPUTER ARCHITECTURE SIMULATION PROJECT PROJECT OVERVIEW There has been a growing interest in multi-level cache hierarchies in recent years. High  performance systems usually have more than one level of caching between the CPU  and the main memory. If a desired instruction or datum is not in the first level cache,  then the second level cache is queried, if it is not there then the subsequent level is  queried all the way to the main memory if necessary. Caches have been successful due to the fact that programs often exhibit good spatial  and temporal localities. Spatial locality refers to the likelihood that two items adjacent in  main memory will be needed within a short span of time of each other, while temporal  locality refers to the expectation that instructions and data that are currently in use will  be referenced again soon. The organization of a cache is specified by the size, number of sets, associativity, block 
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

B-01 - COMPUTERARCHITECTURESIMULATIONPROJECT PROJECTOVERVIEW

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online