EE2301Dis9F09Sol

EE2301Dis9F09Sol - Department of Electrical and Computer...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Department of Electrical and Computer Engineering University of Minnesota EE2301 Fall 2009 Introduction to Digital Systems Design L. L. Kinney Discussion IX Solutions 11/12-13: Analysis of synchronous sequential circuits. 1. (a) Construct the transition diagram for the shift register circuit below, where x is the input and the output is C. (Note: The terms transition diagram (graph) and transition table are used when the binary encoding for the states is known while state diagram and state table are used when the states only have names.) (b) Modify the circuit so that C is connected to x and reconstruct the transition diagram. (This is a 3-stage ring counter.) (c) Modify the circuit so that C is connected to x and reconstruct the transition diagram. (This is a 3-stage twisted ring counter.) (a) X ABC 0 1 000 000 100 001 000 100 010 001 101 011 001 101 100 010 110 101 010 110 110 011 111 111 011 111
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 (b) ABC 000 000 001 100 010 001 011 101 100 010 101 110 110 011 111 111 The 001, 100, 010 cycle is normally used producing a 3 state counter; 011, 101, 110
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/20/2009 for the course EE 2301 taught by Professor Larrykinney during the Fall '09 term at Minnesota.

Page1 / 5

EE2301Dis9F09Sol - Department of Electrical and Computer...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online