chap10_2 - 10.4.1 The pseudo – NMOS inverter Fig 10.19(a...

Info icon This preview shows pages 1–40. Sign up to view the full content.

View Full Document Right Arrow Icon
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
Image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
Image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 10
Image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 12
Image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 14
10.3 CMOS Logic Gate Circuits 10.3.1 Basic structure Fig. 10.8 Representation of a three- input CMOS logic gate
Image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Fig. 10.10 Examples of pull –down networks (PDN)
Image of page 16
Image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 18
Fig. 10.10 Examples of pull- up networks (PUN)
Image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Fig. 10.11 Usual and alternative symbols for MOSFETs
Image of page 20
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 10.4.1 The pseudo – NMOS inverter Fig. 10.19 (a) The pseudo- NMOS logic inverter . (b) The enhancement load NMOS inverter (c) The depletion- load NMOS inverter Modified CMOS Inverter (Pseudo –NMOS) • Q P is grounded , acting as an active load for Q N . • Number of fan –in in a CMOS is reduced . • Improved over enhancement MOSFET (1970, small nois margins, small logic swing, high static power dissipation; virtually obsolete) The depletion-load NMOS Inverter • Depletion NMOS with its gate connected to its source . • At V GS , acting as a constant current source (excellent as a load) . • Its body effect causes i-v characteristic to deviate significantly from that of a constant current-source. • Extra processing step . Fig. 4-2 . The enhancement-type NMOS transistor with applied voltage...
View Full Document

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern