chap10_2 - 10.4.1 The pseudo – NMOS inverter Fig. 10.19...

Info iconThis preview shows pages 1–40. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
10.3 CMOS Logic Gate Circuits 10.3.1 Basic structure Fig. 10.8 Representation of a three- input CMOS logic gate
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Fig. 10.10 Examples of pull –down networks (PDN)
Background image of page 16
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 18
Fig. 10.10 Examples of pull- up networks (PUN)
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Fig. 10.11 Usual and alternative symbols for MOSFETs
Background image of page 20
10.3.2 The Two – Input NOR Gate Fig. 10.12 A two – input CMOS NOR gate
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10.3.3 The Two- Input NAND Gate Fig. 10.13 A two-input CMOS NAND gate
Background image of page 22
10.3.4 A Complex Gate
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10.3.5 Obtaining the PUN and the PDN and Vice Versa Fig. 10.14 CMOS realization of a complex gate
Background image of page 24
10.3.6 The Exclusive- OR Function Fig. 10.15 Realization of the exclusive –OR (XOR) function .
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 26
10.3.8 Transistor Sizing Fig. 10.16 Proper transistor sizing for a four- input NOR gate
Background image of page 27

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 28
Background image of page 29

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 30
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 10.4.1 The pseudo – NMOS inverter Fig. 10.19 (a) The pseudo- NMOS logic inverter . (b) The enhancement load NMOS inverter (c) The depletion- load NMOS inverter Modified CMOS Inverter (Pseudo –NMOS) • Q P is grounded , acting as an active load for Q N . • Number of fan –in in a CMOS is reduced . • Improved over enhancement MOSFET (1970, small nois margins, small logic swing, high static power dissipation; virtually obsolete) The depletion-load NMOS Inverter • Depletion NMOS with its gate connected to its source . • At V GS , acting as a constant current source (excellent as a load) . • Its body effect causes i-v characteristic to deviate significantly from that of a constant current-source. • Extra processing step . Fig. 4-2 . The enhancement-type NMOS transistor with applied voltage...
View Full Document

This note was uploaded on 12/20/2009 for the course EE 3112 taught by Professor Nangtran during the Summer '09 term at Minnesota.

Page1 / 40

chap10_2 - 10.4.1 The pseudo – NMOS inverter Fig. 10.19...

This preview shows document pages 1 - 40. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online