chap10 - Chapter 10 Digital CMOS Logic Circuits 10.1...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Chapter 10 Digital CMOS Logic Circuits 10.1 Digital circuit design : An overview 10.2 Design and performance analysis of the CMOS inverter 10.3 CMOS logic gate circuits 10.4 Pseudo- NMOS logic circuits 10.1 Digital circuit Design : An Overview 10.1.1 Digital IC technologies and logic circuit families Fig. 10.1 Digital IC technologies and logic circuit families CMOS Replaced NMOS (much lower power dissipation) Small size, ease of fabrication Channel length has decreased significantly (as short as 0.06 m or shorter) Low power dissipation than bipolar logic circuits ( can pack more) . High input impedance of MOS transistors can be used to storage charge temporarily (not in bipolar) High levels of integration for both logic (chapter 10) and memory circuits (chapter 11) . Dynamic logic to further reduce power dissipation and to increase speed performance . Bipolar TTL (Transistor-transistor logic) had been used for many years ....
View Full Document

Page1 / 84

chap10 - Chapter 10 Digital CMOS Logic Circuits 10.1...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online