Lecture10 - ENGRD 230 Introduction to Digital Logic Design Fall 2009 More ALU Lecture 10 1 Announcements HW3 has been posted It is due Wed Oct 7 at

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 10: 1 ENGRD 230 Introduction to Digital Logic Design More ALU Fall 2009
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 10: 2 Announcements HW3 has been posted It is due Wed Oct 7, at 1:25pm Lab 4 Prelab due Monday Oct 5, Lab Oct 5,6,7 Don’t forget to get an ECE account! You cannot do the labs without it!
Background image of page 2
Lecture 10: Readings Chapter 1, Sections 3.1-3.3 Sections 3.4-3.7 Section 4.1 Sections 4.2 – 4.3 Sections 4.4, 6.1 – 6.2 Sections 6.4 – 6.9 But don’t worry about the HDL (ABEL, VHDL, Verilog, etc) stuff Sections 2.1–2.9, 6.10, 6.11 (TODAY) Sections 6.10.6 and 6.10.7 (TODAY) Sections 7.1, 7.2 (Tuesday) 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 10: Initial ALU 4 add sub inc and shl shr A B D0 D1 D2 D3 D4 D5 D6 D7 Y OP
Background image of page 4
Lecture 10: Revised ALU 5 A[3. .0] B[3. .0] CI RI OP[2. .0] Y[3. .0] CO RO S1 S0 A[3. .0] B[3. .0] C[3. .0] D[3. .0] Y[3. .0] 4bit41muxb A[3. .0] B[3. .0] CI BSEL0 BSEL1 Y[3. .0] CO adder LSEL A[3. .0] B[3. .0] Y[3. .0] logic SSEL A[3. .0] RI Y[3. .0] RO shifter OP[3. .0] OSEL0 OSEL1 BSEL0 BSEL1 LSEL SSEL opdecode
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 10: Final ALU 6 A[3. .0] B[3. .0] CI RI OP[2. .0] Y[3. .0] CO A[3. .0] B[3. .0] CI BSEL0 BSEL1 Y[3. .0] CO adder LSEL A[3. .0] B[3. .0] Y[3. .0] logic S1 S0 A[3. .0] B[3. .0] RI Y[3. .0] RO muxshift RO OP[3. .0] OSEL0 OSEL1 BSEL0 BSEL1 LSEL opdecode
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/25/2009 for the course ECE 2300 at Cornell University (Engineering School).

Page1 / 26

Lecture10 - ENGRD 230 Introduction to Digital Logic Design Fall 2009 More ALU Lecture 10 1 Announcements HW3 has been posted It is due Wed Oct 7 at

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online