Lecture14 - ENGRD 2300 ENGRD 2300 Introduction to Digital...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ENGRD 2300 Introduction to Digital Logic Design Fall 2009 Sequential Circuit Design Sequential Circuit Synthesis Lecture 14: 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements Prelim 1 Tue Oct 20 7:30pm, 101 Phillips Hall losed book closed notes no calculators Closed book, closed notes, no calculators Covers up to and including Combinational Logic Lab 5 has been posted Prelab 5 due Monday Oct 23 Regrade Procedure ill out the regrade request form within one week Fill out the regrade request form within one week Graded HW and Lab reports Pick up after class today Regrades due by Thursday Oct 19 for HW1, HW2, HW3, Lab1 and Lab 3 W3 Minimization problem e careful! Lecture 14: 2 HW3, Minimization problem Be careful!
Background image of page 2
Readings Chapter 1 Sections 3.1-3.3 Sections 2.1–2.9 Section 4.1 – 4.4 Sections 6.1 – 6.11 Sections 7.1, 7.2 Sections 7.3 Section 7.4 – 7.5 (TODAY) () Sections 7.6 – 7.8 (Thursday) Lecture 14: 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
State/Output Diagram and Table ERO NE WO UP·EN UP·EN UP·EN EN’ EN’ EN’ ZERO ONE
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/25/2009 for the course ECE 2300 at Cornell University (Engineering School).

Page1 / 13

Lecture14 - ENGRD 2300 ENGRD 2300 Introduction to Digital...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online