S04prelim1 - ENGRD 230: Introduction to Digital Logic...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
ENGRD 230: Introduction to Digital Logic Design Spring 2004 1 ENGRD 230 – Spring 2004 Midterm 1 Thursday, March 4, 2004 Closed book, closed notes Time limit: 75 minutes Academic integrity is expected of all students of Cornell University at all times, whether in the presence or absence of the faculty. Understanding this, I declare I shall not give, use or receive unauthorized aid in this work. ________________________ Signature ________________________ Name ________________________ NetID Please write your NetID at the top of each page of your exam.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ENGRD 230: Introduction to Digital Logic Design Spring 2004 2 Problem Score 1 /15 2 /20 3 /10 4 /15 5 /20 6 /20 Total /100
Background image of page 2
ENGRD 230: Introduction to Digital Logic Design Spring 2004 NET ID: ___________ 3 Problem 1. (15 points) Draw the Karnaugh maps and minimum gate circuits that implement the following functions. (a) Σ A,B,C (0,3,4,7) 00 01 11 10 00 01 (b) Σ W,X,Y,Z (1,3,4,6,9,11,12) 00 01 11 10 00 01 11 10 (c) Σ R,S,T (0,1,6,7) 00 01 11 10 00 01 W X Y Z A B C R S T
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/25/2009 for the course ECE 2300 at Cornell University (Engineering School).

Page1 / 10

S04prelim1 - ENGRD 230: Introduction to Digital Logic...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online