S04prelim1sol - ENGRD 230: Introduction to Digital Logic...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ENGRD 230: Introduction to Digital Logic Design Spring 2004 ENGRD 230 – Spring 2004 Midterm 1 Solutions Problem 1. (15 points) Draw the Karnaugh maps and minimum gate circuits that implement the following functions. (a) Σ A,B,C (0,3,4,7) = B C + B’ C’ 00 01 11 10 00 1 0 0 1 01 0 1 1 0 (b) Σ W,X,Y,Z (1,3,4,6,9,11,12) = X’ Z + X Y’ Z’ + W’ X Z’ 00 01 11 10 00 0 1 1 0 01 1 0 0 1 11 1 0 0 1 10 0 1 0 0 (c) Σ R,S,T (0,1,6,7) = R S + R’ S’ 00 01 11 10 00 1 0 1 0 01 1 0 1 0 W X Y Z A B C R S T B C Z W X Y R S
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ENGRD 230: Introduction to Digital Logic Design Spring 2004 Problem 2. (20 points) The following combinational circuit has 4 inputs, A, B, C, and D and one output F. a) Write a logic equation for the output F formed by the circuit above. Do not minimize the equation. F = (A·B’·(C’+D)’+D)’ b) Fill in the following Karnaugh map with the function calculated by F. 00
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/25/2009 for the course ECE 2300 at Cornell University (Engineering School).

Page1 / 6

S04prelim1sol - ENGRD 230: Introduction to Digital Logic...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online