{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ec311hw04

ec311hw04 - EC 311 – Introduction to Logic Design Fall...

This preview shows pages 1–2. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EC 311 – Introduction to Logic Design Fall 200 9 Homework Assignment # 4 09/25/09 Due Date: 10/06/09 (in class) (20/100)Problem 1: Consider the circuit in the following figure. Given that each gate is already stable at moment 0, what is the circuit’s output response to the waveforms? (i) If each gate has the same propagation delay of 1ns (ii) If each gate has the same propagation delay of 2ns (10/100)Problem 2: For the given Boolean functions, eliminate the static 0 hazard and write the resulting hazard free Boolean expression in POS form. Implement the resulting function using only NOR gates and NOT gates. (i) F(A, B, C,D) = Π M (0,1,3,4,7,8,12) (ii) F(A, B, C, D) = (B’+D’)(A’+C+D)(A+C’+D) (10/100)Problem 3: For the given Boolean functions, eliminate the static 1 hazard and write the resulting hazard free Boolean expression in SOP form. Implement the resulting function using only NAND gates....
View Full Document

{[ snackBarMessage ]}

Page1 / 2

ec311hw04 - EC 311 – Introduction to Logic Design Fall...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online