{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

f2005c - H H a rd wa re I mplementation N oise C...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
H 4 Hardware Implementation Considerations for Removing Noise Overview One area in which discrete-time signal processing has enjoyed widespread use is in the field of speech processing. In this set of projects we consider various issues relating to applying digital filtering to speech. In this project we continue with the Enhancing Speech by Removing Noise project, with a constraint imposed on the allowable multiplier rate (number of multiplies per input sample) and the effect of this on different filter designs. This project relies primarily on material up to Section 4.7 in the text and we encourage you to start on it as soon as possible. In the context of IIR filter design, we suggest that you read Sections 7.0 and 7.1 including Example 7.1. Also, read the examples in Section 7.3.1, but focus on what Butterworth and Chebyshev filters are rather than on the details of the bilinear transformation. For the discussion of FIR filter design, the suggested reading is Sections 7.5, 7.6, and 7.7 through 7.7.1. We will not be going into the details of the issues raised in Section 7.7.1, but we would
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}