quiz2.993.q3

quiz2.993.q3 - b.) Draw a logic diagram for the processor...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
‘‘clk’’ input if you wish. the logic diagram in (b). You may include a architecture for the control point enabler to drive the state of your ASM, write a VHDL entity and c.) Assuming you have a sequencer that outputs multiplexers, flip-flops, etc.) Label control points. ‘‘standard’’ packages you require (eg., registers, muliplier package in (2) along with any other component of the module. You may use the
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: b.) Draw a logic diagram for the processor the module is waiting for input. bus ‘‘out’’. Output ‘‘rdy’’ should be 1 whenever register called ‘‘OP1’’ whose value is output on at time from ‘‘in’’ and store their product in a The module is to read in two numbers, one at rdy req out in module: 3a.) Draw an ASM diagram for the following...
View Full Document

This note was uploaded on 01/16/2010 for the course CS 251 taught by Professor Various during the Spring '97 term at Simon Fraser.

Page1 / 2

quiz2.993.q3 - b.) Draw a logic diagram for the processor...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online