This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: b.) Draw a logic diagram for the processor the module is waiting for input. bus ‘‘out’’. Output ‘‘rdy’’ should be 1 whenever register called ‘‘OP1’’ whose value is output on at time from ‘‘in’’ and store their product in a The module is to read in two numbers, one at rdy req out in module: 3a.) Draw an ASM diagram for the following...
View Full Document
- Spring '97
- Logic gate, Cybernetics