sample.quiz2

sample.quiz2 - c. list all the control inputs. For each...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Give a behavioral spec. for (1) in VHDL. 2 C=1, store 0. Else, no change occurs. 1 (C doesn’t matter). When S=0 and data inputs: S and C. When S=1 store table for a flip-flop with a clock and two Define a black-box and characteristic selector. action statements for the control point and then give corresponding step- quencer for the fetch ASM in (3a) Draw the state diagram for the se-
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: c. list all the control inputs. For each component of the CPU, b. an instruction? 25ns how long does it take to fetch only 16 bits. If the clock period is cycle and all instruction formats require memory is accessed in one processor Draw an ASM for a fetch cycle, if a. For the CPU on the other screen: 3 1 QUIZ 2...
View Full Document

Page1 / 2

sample.quiz2 - c. list all the control inputs. For each...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online