{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

final-ans - CMPT 250 Final Exam Answers You have 180...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
CMPT 250 Final Exam December 11, 2002 Answers You have 180 minutes to complete this exam. Answer all questions in an answer booklet. Hand in only your answer booklet. There is a total of 80 points on this exam; points for each question are indicated. Read through the entire exam before you begin. There are 8 pages ( not counting this page); make sure you have them all. No books, calculators or any other aids are allowed. Where appropriate, clarity and simplicity of your solutions count, as well as correctness. All “Figures” are at the back of the exam. .
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
CMPT 250 Final Exam, Dec. 11, 2002 1. [10 points] For each of the terms below ((a)–(j)), indicate which of the statements (A–P) best matches it. Each of the statements A–P will match with at most one of the parts of the question; each part of the question (a)–(j) should be matched with exactly one statement. (a) bus [H.] (b) I/O processor [C.] (c) memory cache [D.] (d) page table [A.] (e) instruction register [F.] (f) pipelining [J.] (g) page [K.] (h) datapath [B.] (i) disk cache [M.] (j) programmable system [N.] A. VM address translation B. does all calculations C. separates system and I/O busses D. made of SRAM E. stores the virtual memory F. output is an instruction G. different control busses H. communication lines shared by several devices I. super-scalar architecture J. several stages used K. fixed-size RAM chunk L. dedicated communication lines M. stored in RAM N. might include instruction ROM O. part of the datapath P. unique to memory-mapped I/O 2. We want to construct a VHDL implementation of a sign extender. This circuit was used in assignment 4. It’s job is to extend a m -bit signed integer value to n bits, where m < n . This is done by copying the high-order bit to fill in the n - m new positions. So, if we want to extend a 4-bit value abcd (where a, b, c, d are 0 or 1) to 8 bits, the result should be aaaa abcd . This gives the same signed value as the input (ie. a -3 input becomes a longer -3 output). (a) [4 points] Give an entity declaration for a sign extender that takes an m -bit std logic vector as input and has an n -bit std logic vector as output. You should use generics for m and n . (b) [6 points] Give a behavioural implementation of the entity you declared in part (a). The output should have a propagation delay of 1 ns.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}