3-Handouts_Lecture_33 - EE200 DIGITAL LOGIC CIRCUIT DESIGN...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS 15-1 The material covered in this lecture will be as follows: Synchronous counters. ± Binary counter. ± Up-down counter. ± BCD counter. After finishing this lecture, you should be able to: Understand the principles used in the design of synchronous binary counters. Change up counters to down counters. Use the design procedure of synchronous sequential circuits to design BCD counter and other modulus-N counters. ynchronous Counters S Synchronous counters can be designed using the design procedure of the clocked sequential circuits. The count pulses are applied to the clock inputs of all flip-flops of the counter. Therefore the changes in the outputs occur at the same time. Several typical synchronous counters are presented in this ection and their operation explained. s EE200(class 15-1) Prof. M.M. Dawoud 141
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Synchronous binary counter The operation of the synchronous binary counter is so simple and
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/16/2010 for the course EE EE200 taught by Professor Prof.ahmed during the Spring '09 term at King Fahd University of Petroleum & Minerals.

Page1 / 4

3-Handouts_Lecture_33 - EE200 DIGITAL LOGIC CIRCUIT DESIGN...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online