ECE260A_Lab1 - 2 Use the technique discussed in Section 5.4.5 to determine the effective resistance for nMOS and pMOS devices Submit a short report

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE260A Lab 1 Due November 5 Use the Cadence tools to execute the following simulation problems. This lab may be performed in groups of no more than two students. 1. Use the circuit shown in Figure 5.20 of the text to compute the gate capacitance per unit width.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 2. Use the technique discussed in Section 5.4.5 to determine the effective resistance for nMOS and pMOS devices. Submit a short report containing pertinent schematics and simulation results. Include all calculations....
View Full Document

This note was uploaded on 01/21/2010 for the course ECE260A 660090 taught by Professor Bendak,michaelbeshara during the Fall '09 term at UCSD.

Ask a homework question - tutors are online