02-MicroBlazeIntro

02-MicroBlazeIntro - MicroBlaze Microcontroller...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to the MicroBlaze Microcontroller ECE 2534 Microprocessor System Design 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
icroBlaze facts MicroBlaze facts Load-store RISC architecture 32-bit ALU (several data types supported) hirty o 32 t general purpose registers Thirty-two 32-bit general purpose registers Fixed-size 32-bit instruction word (2 addressing modes, up to 3 operands) 32-bit address bus, byte-addressable mem Î 4 GB address space eparate instruction and data buses Separate instruction and data buses (Harvard architecture), although these are mapped to the same space on your board Single-issue pipeline 2 Soft-core processor, highly configurable
Background image of page 2
icroBlaze Organization MicroBlaze Organization 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ajor Components Major Components ± Harvard architecture ± Registers ² General purpose ² Special purpose ± ALU us interfaces ± Bus interfaces PLB = Processor Local Bus ± Instruction processing 4
Background image of page 4
icroBlaze Registers MicroBlaze Registers R0 program counter (PC) . machine status register (MSR) exception address register (EAR) exception status register (ESR) floating point status register (FSR) . . 5 32-bit special-purpose registers (SPRs) sed to define or modify the R31 Used to define or modify the operating state of the processor Provides information mostly about abnormal events 32 32-bit general-purpose registers (GPRs) Used to store frequently used addresses and data More about these later! 5 Compilers have register usage conventions (more later)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
icroprocessor Attributes (1/3) Microprocessor Attributes (1/3) Attribute Option 1 Option 2 Instruction / data ports Separate (“Harvard”) Unified (“Princeton”) Data memory read/write operations Only by load/store instructions (“RISC”) Any instruction can read/write memory “CISC”) (C ISC) External input/output Use memory-access Special I/O instructions instructions (“memory-mapped”) 6
Background image of page 6
icroprocessor Attributes (2/3)
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 25

02-MicroBlazeIntro - MicroBlaze Microcontroller...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online