3a-Buses - ECE 485/585 Microprocessor System Design Prof....

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 485/585 Microprocessor System Design Prof. Mark G. Faust Maseeh College of Engineering and Computer Science
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
us Basics and Parallel Buses Bus Basics and Parallel Buses
Background image of page 2
uses Buses • Topics –I n t r oduction oduc o • Why study buses? • What are buses? • Overview and definitions – Buses • Arbitration • Bandwidth • PC Bus Evolution – PC (8-bit ISA) – ISA, EISA –PC I AGP G – PCI Express
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
hy study buses? Why study buses? us design plays a huge role in computer architecture Bus design plays a huge role in computer architecture – Performance – Cost Speed Data width omplexity Processor Family Data Bus Width 088 its – Flexibility Complexity 8088 8-bits 8086, 286, 386SX 16-bits 386DX, 486DX 32-bits enti m 4 its System Bus Pentium 64-bits ocal Bus Local Bus
Background image of page 4
hy study buses? Why study buses? • Throughout microprocessor-based systems – On-chip buses (e.g. processor/cache, intra-CPU) – Memory bus – I/O buses – Processor-to-processor communication • Our Objectives earn basic terminology and concepts related to buses – Learn basic terminology and concepts related to buses – Examine evolution of buses in microprocessor-based systems – Study representative buses in current widespread use ocus on commonly used techniques (e g arbitration error handling – Focus on commonly used techniques (e.g. arbitration, error handling, enumeration) ISA (Industry Standard Architecture) PCI (Peripheral Component Interconnect) CI (PCI Express) PCI-e (PCI Express) USB (Universal Serial Bus) FSB (Front Side Bus) FireWire
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
us Basics Memory CPU CPU initiates all transactions (bus master) Bus Basics Control and addresses from CPU Data bidirectional Address, Data, Control (e.g. read/write) I/O Device CPU I/O Device I/O device may initiate transaction Competition for bandwidth, initiation Process to discover all devices on bus he bus provides The bus provides – Physical interconnection structure that’s shared among agents – Rules for how different agents can connect to the bus – Rules for communicating across the bus (protocol) g( p ) • Bus arbitration – Determines which of two or more agents becomes bus master
Background image of page 6
us Definition Requires: Bus Definition Requires: • Mechanical specification – Connectors, Plugs, Receptacles – Cable length • Electrical specification – Voltage, termination • Timing and signaling specification – Clocking, Timing – Handshaking •P r o t o c o l – Packet numbering/sequencing – Arbitration – Error handling – Addressing itialization/Configuration – Initialization/Configuration
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
sues in Bus Design Issues in Bus Design Data Width – Serial vs. Parallel (number of bits) •S p e e d Multiplexing – Will signals have more than one use (e.g. address/data lines)?
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 80

3a-Buses - ECE 485/585 Microprocessor System Design Prof....

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online