7-FSB - ECE 485/585 Microprocessor System Design Prof Mark...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 485/585 Microprocessor System Design Prof. Mark G. Faust Maseeh College of Engineering and Computer Science
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Lecture Handouts: •Top i c s – Intel Front Side Bus (FSB) • Motivation – Performance – Wider Access
Background image of page 2
Line Size Evolution Processor Line Size 486 16 bytes Pentium P6 Family 32 bytes Pentium 4, Xeon 128 bytes Pentium M 64 bytes
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
IA32 Memory Access • Evolution towards larger physical address spaces –16 Æ 32 Æ 36 • Wider data buses (64 bits) • Quad-word aligned memory accesses • Burst mode memory reads – Faster cache line fill, less overhead
Background image of page 4
Typical Multiprocessor Pentium System Front Side Bus
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Quad word aligned access Pentium: 2 36 (64 GB) physical address space Address quadword at a time (8 bytes) Don’t need lower 3 address bits Need to specify which byte(s) interested in BE[7:0] (Byte Enables) Consider a reference to a mis-aligned quadword e.g. 8 bytes beginning at location 134 Two quadword memory references Consider a reference to a mis-aligned word e.g. 2 bytes beginning at location 137 Two quadword memory references 131 132 133 134 135 136 137 130
Background image of page 6
FSB Agent Types • Request – Transaction initiator (memory or I/O read/write) – Example: CPU – Example: MCH (North Bridge) on behalf of I/O device • Response – Target of transaction (I/O or memory) – Example: Memory controller is “response only” agent • Snoop – Any device with a cache (typically processor)
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 25

7-FSB - ECE 485/585 Microprocessor System Design Prof Mark...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online