This preview shows page 1. Sign up to view the full content.
Unformatted text preview: state table, next state equations, the Verilog module for the FSM, the Verilog testbench, and the results of a thorough simulation demonstrating its correctness. You can use a behavioral or data flow model for the combinational logic. It does not need to be synthesizable. Style (readability, clarity, maintainability) counts....
View Full Document
- Fall '08