{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Homework 1

# Homework 1 - 1 Sketch the output voltage as a function of...

This preview shows pages 1–3. Sign up to view the full content.

EEE425/591, ASU Lecture 01 - 1 - Homework #1 – Due 9/5 EE591 - Mozdzen 1. Complete the truth table for a 2 input 1 bit adder with a carry in, a carry out and a sum Input A Input B Carry In Sum Carry Out 0 0 0 0 1 0 1 0 0 1 1 0 0 0 1 0 1 1 1 0 1 1 1 1 1. Write the Logical Equation for “Sum” 2. Write the Logical Equation for “Carry Out” 3. Only use And, Nand, Do not use XOR or XNOR functions

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EEE425/591, ASU Lecture 01 - 2 - HW1 Cont. 1. For a standard CMOS inverter, assume that the input abruptly rises from 0V to Vdd at t=0. The capacitance at the output is CL. The NMOS and PMOS can be approximated with resistances, Rn and Rp respectively.
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1. Sketch the output voltage as a function of time. 2. Write equations for the output voltage and current as functions of time. 2. For each of the following equations, 1) draw the corresponding CMOS circuit, 2) the equation for the pull up network, and 3) two equivalent gate symbols. Note: make these gates single stage. See example on next page. 1. Out = (A + BCD) 2. Out = (AB + AB) 3. Out = (A + B + CD) EEE425/591, ASU Lecture 01- 3 -Homework 1 – Example for page 2, Item #2 Out = (AB + CD)...
View Full Document

{[ snackBarMessage ]}

### Page1 / 3

Homework 1 - 1 Sketch the output voltage as a function of...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online