{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ENGRI1110_Lect7_Sept11_09_posted

ENGRI1110_Lect7_Sept11_09_posted - 50 nanometer Pt/TiOx/Pt...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
50 nanometer Pt/TiOx/Pt devices -200 -100 0 100 200 Current ( uA ) -2 -1 0 1 2 Voltage ( V ) 4 2 0 ( nA ) -2 -1 0 1 2 Voltage ( V ) a b Virgin I-V c 50 nm hp +V push O V  vacancies -V attract O V  vacancies 10 -3 10 -6 10 -9 -1 0 1 Pt Pt TiO 2 TiO x V + - Switching I-V TiOx Pt TiO2 Pt
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Where Silicon can’t go 3 dimensional: stack crossbars on top of each other Nonvolatile memory          Power not needed to maintain memory          Read bit with small alternating current so bit is not changed Latch circuits: useful for connecting nanowires to the outside world
Background image of page 2
Nano / Micro interface Want to access large number of nanowires with small  number of microwires.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Communicate with the nanowires row selector memory grid selected column column Selector selected row k-bit address selected memory cell k-bit address
Background image of page 4
Demultiplexer Interface
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 28

ENGRI1110_Lect7_Sept11_09_posted - 50 nanometer Pt/TiOx/Pt...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online