Lecture20 - ENGRD 2300 Introduction to Digital Logic Design...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 20: 1 ENGRD 2300 Introduction to Digital Logic Design Datapath and Control Single Cycle Microprocessor Fall 2009
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 20: 2 Announcements Lab 6 If you cannot finish the lab this week, there will be a second chance next week. Also, make-up labs next week Prelim 2 Tues Nov 17, Make-up Thurs Nov 12, place TBD You must sign by TODAY up to take Make-up Let me know if you want the early/late option on Nov 17 Requires advance approval of CS2110 instructor See ASAP me if any of this is a problem Covers sequential logic Lectures through 17 Readings through Wakerly 8.5 In class review on Thurs Nov 12 Old prelims have been posted Lab 7 Will be posted this week HW4 solutions to be posted today
Background image of page 2
Lecture 20: Readings Sections 7.1-7.8 Sections 5.1, 5.4, 7.13 Now’s the time to worry about the HDL (Verilog) stuff I.e., Review Verilog parts of Ch 6 Sections 8.1, 8.4 – 8.5 Sections 8.7 – 8.9 Sections 9.1 – 9.4 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 20: 4 General Computer Organization
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/10/2010 for the course ECE 2300 at Cornell University (Engineering School).

Page1 / 14

Lecture20 - ENGRD 2300 Introduction to Digital Logic Design...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online