Lecture19

Lecture19 - ENGRD 2300 Introduction to Digital Logic Design...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 19: 1 ENGRD 2300 Introduction to Digital Logic Design Read-Only Memories Read/Write Memory SRAM DRAM Fall 2009
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 19: 2 Announcements HW4 Has been posted on Blackboard Due Friday, Nov 6 at 1:25pm Lab 6 Has been posted on Blackboard Prelab due Sunday, Nov 8 (but you will not get early feedback) Labs meet Nov 9,10, 11 Prelim 1 Exams returned at end of class today DO NOT WRITE in your exam book! Prelim 2 Tues Nov 17, Make-up Thurs Nov 12 You must sign up to take Make-up See ASAP me if this is a problem
Background image of page 2
Lecture 19: Readings Sections 7.1-7.8 Sections 5.1, 5.4, 7.13 Now’s the time to worry about the HDL (Verilog) stuff I.e., Review Verilog parts of Ch 6 Sections 8.1, 8.4 – 8.5 Sections 8.7 – 8.9 Sections 9.1-9.4 (Today) 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 19: Prelim 1 Scores Mean: 83.5 Standard Deviation: 12.2 4 0 5 10 15 20 25 30 35 40 0-49 50-59 60-69 70-79 80-89 90-100 Prelim 1
Background image of page 4
Lecture 19: 5 Memories in Digital Systems Microprocessors have lots of memory Caches Register files Buffers, queues, etc Arrays for logic functions Most of this is SRAM Very fast Main memory (off-chip) is DRAM Denser, cheaper, less power Memory is important in virtually all digital designs
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 19: 6 Montecito (Intel) 2 cores, 1.72B transistors! 1.66B transistors in caches (SRAM)
Background image of page 6
Lecture 19: 7 sext({OFF,0}) Our Microprocessor Needs Memory PC Adder +2 MUX 0 1 MP M U X 0 1 V C N Z C’ Z’ MP BS Decoder DR SA SB MB FS MD RW MW RF SA SB DR D_in ALU Data RAM DataA DataB V C Z N F m … F 0 SE IMM MB M_address Data_in MW MD 0 1 0 1 Inst. RAM
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 19: 8 Read-Only Memories (ROM)
Background image of page 8
Lecture 19: 9 Why “ROM”? Program storage Boot ROM for personal computers Complete application storage for embedded systems Non-volatile storage A ROM can hold a truth table Can perform any combinational logic function Address inputs = function inputs Data outputs = function outputs
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 19:10
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/10/2010 for the course ECE 2300 at Cornell.

Page1 / 34

Lecture19 - ENGRD 2300 Introduction to Digital Logic Design...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online