{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lecture16 - ENGRD 2300 Introduction to Digital Logic Design...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
ENGRD 2300 Introduction to Digital Logic Design Fall 2009 Verilog Lecture 16: 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Announcements Prelim 1 Being graded... Regrade Procedure Fill out the regrade request form within one week HW4 to be posted soon Lecture 16: 2
Background image of page 2
Readings Sections 7.1-7.8 Sections 5.1, 5.4, 7.13 (Today) Now’s the time to worry about the HDL (Verilog) stuff I.e., Review Verilog parts of Ch 6 Sections 8.1, 8.4 – 8.5 (Thursday) Lecture 16: 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon