hw2sol - II: starting at Vin > Vtn, Vout = Vdd...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Fall 2007 ECE 3060 Homework #2 Solutions 1) 2) a) Ensures that a short between the poly lines is prevented. b) Metal and Poly are two separate layers. c) To prevent errors due to misalignment during manufacturing. d) To prevent the active from getting shorted and to maintain the width of the transistor as accurately as possible. 3) There are five regions of interest. (Vtn, Vtp are nfet and pfet threshold voltages resp.) I: Vin=0, Vout=Vdd nfet: Vgs=0, nfet is in cutoff pfet: Vgs= -Vdd, |Vds| < |Vgs - Vtp|, pfet is in linear region
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: II: starting at Vin > Vtn, Vout = Vdd (approximately) nfet: Vgs > Vtn, Vds > Vgs-Vtn, nfet is in saturation pfet: |Vds| < |Vgs -Vtp|, pfet is linear III: In a region around Vin = Vout nfet: Vds=Vgs > Vgs-Vtn, nfet is in saturation pfet: Vds =Vgs, |Vds| > |Vgs-Vtp|, pfet is in saturation IV: similar to region II nfet is in linear region pfet is in saturation V: similar to region I nfet is linear pfet is in cutoff 4) a) b) c) A B C D A B C E D A B C D F E d) 5) a) b) A C C B A B A B B C A C Vdd Vdd Gnd Gnd A B A C B C...
View Full Document

This note was uploaded on 02/19/2010 for the course ECE 3060 taught by Professor Shimmel during the Spring '07 term at Georgia Institute of Technology.

Page1 / 3

hw2sol - II: starting at Vin > Vtn, Vout = Vdd...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online