{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

sample1-lim

# sample1-lim - transistors ECE3060A Fall 2006 Midterm 1 3...

This preview shows pages 1–5. Sign up to view the full content.

ECE3060: VLSI and Advanced Digital Design Fall 2006, Prof. Sung Kyu Lim Midterm 1: September 27, 2006 Guidelines: 1. Read the questions carefully and pay attention to the special instructions. 2. Show all your work to receive the full credit. 3. State any assumptions you make on your solution. 4. Rules for stick diagrams : Use a single Vdd/Gnd rail. Minimize the number of breaks in the diﬀusion. Use purple (or dotted blue) lines for Metal 2. Place the IO labels outside the layout region. 5. Time: 4:35 - 5:55pm (80 min) 6. Total number of pages in this exam: 5 Name: Prob 1 (30 pts) Prob 2 (30 pts) Prob 3 (40 pts) TOTAL (100 pts) School of Electrical and Computer Engineering Georgia Institute of Technology

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE3060A Fall 2006, Midterm 1 2 1. (30pts) Half adder design. Assume that complemented inputs are not available. a) (10pts) Design a half adder using two 2x1 MUXs (and INVs if necessary). Use one of the two operands of the addition as the MUX selection input. b) (20pts) Draw the stick diagram of your solution in part a) using the minimum number of

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: transistors. ECE3060A Fall 2006, Midterm 1 3 2. (30pts) Consider the complex gate implementation of F = a ¯ b ⊕ a + c that uses the minimum number of transistors. Assume that complemented inputs are available. a) (15pts) Compute the worst-case RC delay of F driving a load of 5 C inv . Assume that the size of all transistors is ﬁxed to 1. b) (15pts) Compute the LE (logical eﬀort) delay of F driving a load of 5 C inv . Use input b , and assume that C in ( b ) = 2 C inv . The parasitic delay of F is 4. ECE3060A Fall 2006, Midterm 1 4 3. (40pts) Consider the following circuit. a b c d F a) (20pts) Draw the stick diagram of the complex gate implementation of F . Assume that complemented inputs are available. b) (20pts) Draw the stick diagram of the network of gate implementation of F . Use the gates given in the circuit. ECE3060A Fall 2006, Midterm 1 5 blank page...
View Full Document

{[ snackBarMessage ]}

### Page1 / 5

sample1-lim - transistors ECE3060A Fall 2006 Midterm 1 3...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online