Hw3soln - ECE 3060 VLSI and Advanced Digital Design Homework 3 Solution 1 We have seen in lecture that the delay of a gate with input capacitance C

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3060 VLSI and Advanced Digital Design Homework 3 Solution September 10, 2002 1. We have seen in lecture that the delay of a gate with input capacitance driving a load of is . Show that where is the worst case resis- tance of the pullup and pulldown networks. Write where is the input capacitance of the cage with worst case out resis- tance of . Then if we scale the gate by
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/19/2010 for the course ECE 3060 taught by Professor Shimmel during the Spring '07 term at Georgia Institute of Technology.

Page1 / 6

Hw3soln - ECE 3060 VLSI and Advanced Digital Design Homework 3 Solution 1 We have seen in lecture that the delay of a gate with input capacitance C

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online