t1soln - =(a b(c d e 3L4 35 Consider the function f...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: = (a+b)(c+d+e). 3L4 35) Consider the function f mplement f. 'gn a complex gate (transistor schematic) to i —up and pull—down networks in (a) and give compatible ). (10) Draw dual graphs for the pull Euler paths for each. V41 L Pu 5 [W4 4,1 b,'Fle,'I},c():g a stick diagram for the complex gate you designed in (a) and (b). You must use 0. (10) Draw receive full credit. colored pens or pencils to 2. (35) Consider the majority logic function of three variables f = ab + ac + bc. r= momma) a. (10) Design a complex gate to implement f. b. (10) What is the logical effort g for this gate? Show your work. You may annotate the schematic in (a) as part of your answer. 5 (47"5) '_ it t ’7 e 3 1 5,2,4 9,12 +0 all/(Ve W, {1.2% luvezar I'A wawfmc Hme (a . 0'2 5 um C!“ {A W MpvlLCéraaM a C,th ‘ c. (15) Size your gate for minimum delay in the circuit below: Jpn/(Np £12m? f 74,7 5. $95ka 5C2”— ‘i/ 1 Mid! fYMflH‘Or mwf AZ EEC/4' 4' '25- f2: pudalfihm Stink? ( l, 7 c 2-1 ’39 7 “f ' with. 3 £00“ innnrér W’fl‘ £2, m If 2, EA {LCM 3. (30) Answer the following questions a few sentences as needed. a. (8)Why is the minimum extension of poly over active (p or n diffusion) 2}» whereas the minimum separation of gate poly from transistor is only 17» ? Mafia“ 07! 4100 ‘47ch (anmm l’\ "MR4 57Ll‘l/ "9793,, v ‘ ( I740 [Mike -' npafw/wt error 914‘!) 51th I) [907 F 1) 2¢¢L1 hygré; 2). car/M drlue (2) {eff/655‘. 71556 f69 -' ref/Mai» em, > A r a W %/ 45+ M M ‘f/aqé Ame/Iva «A? b. (8) What are the roles of Si02 in CMOS devices and what are its methods of fabrication? Zhsvlfllbl’ ~ ‘ a) bade, jig [ 7%,), aka/t) jmwn (51") 6444342,.) (b) “(Add Alf-4e -' fiqu/Lere M 2) ho 46447955; ~ Pay win; from John-re (6-) I“k’/~7-e;’ M- msvlz-hr ' mow L ‘ ' “£0324 (Aw/570 0 (daemeV‘rv alt/mutton} C. (7) What distinguishes each of the three regions of n—FET and p—FET operation? ‘ TAI’Qf quoifi af )feroh'dlq T 59,0 Huwyh a W, i 5‘ ('er Sub‘nquhuul _‘ nu fave/Stan («zel )Ccmn’eff W, ' Chum-d From Scare-e {a Arum d. (7) What is drain punch through and what are its advantages or disadvantages? This is taken We Nverx 6125A} 4mi¢~$vbyhvxc (Wed) JeFILth- M75" )foeml; ct! {1.4 «’7 fiom‘ 4:1?“64 2‘15 Fauna . I]? 0&2an an E’Rclx/ Coan d/at; [ M! flw} I’lov’f Clrcocf) {MM 4 1+]; ( cut/«42 bad: dawn met/hang,” M4 ’16 My ...
View Full Document

{[ snackBarMessage ]}

Page1 / 4

t1soln - =(a b(c d e 3L4 35 Consider the function f...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online