ee526-l2

ee526-l2 - The Inverter EE526 Inverter The CMOS Inverter A...

Info iconThis preview shows pages 1–23. Sign up to view the full content.

View Full Document Right Arrow Icon
EE526 Inverter The Inverter The Inverter
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter The CMOS Inverter: A First Glance The CMOS Inverter: A First Glance V in V out C L V DD
Background image of page 2
EE526 Inverter CMOS Inverter CMOS Inverter Polysilicon In Out V DD GND PMOS 2 λ Metal 1 NMOS Out In V DD PMOS NMOS Contacts N Well
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter Two Inverters Two Inverters Connect in Metal Share power and ground Abut cells V DD
Background image of page 4
EE526 Inverter CMOS Inverter CMOS Inverter First First - - Order DC Analysis Order DC Analysis V OL = 0 V OH = V DD V M = f(R n , R p ) V DD V DD V in 5 V DD V in 5 0 V out V out R n R p
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter CMOS Inverter: Transient Response CMOS Inverter: Transient Response t pHL = f(R on .C L ) = 0.69 R on C L V out V out R n R p V DD V DD V in 5 V DD V in 5 0 (a) Low-to-high (b) High-to-low C L C L
Background image of page 6
EE526 Inverter Voltage Transfer Voltage Transfer Characteristic Characteristic
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter PMOS Load Lines PMOS Load Lines V DSp I Dp V GSp =-2.5 V GSp =-1 V DSp I Dn V in =0 V in =1.5 V out I Dn V in =0 V in =1.5 V in = V DD +V GSp I Dn = - I Dp V out = V DD +V DSp V out I Dn V in = V DD +V GSp I Dn = - I Dp V out = V DD +V DSp
Background image of page 8
EE526 Inverter CMOS Inverter Load Characteristics CMOS Inverter Load Characteristics I Dn V out V in = 2.5 V = 2 V = 1.5 V = 0 V = 0.5 V = 1 NMOS V V V V V V V V PMOS
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter CMOS Inverter VTC CMOS Inverter VTC V out V in 0 . 511 . 522 . 5 0 . 51 1 52 2 5 NMOS res PMOS off NMOS sat PMOS sat NMOS off PMOS res PMOS sat
Background image of page 10
EE526 Inverter Switching Threshold as a function of Transistor Ratio of Transistor Ratio 10 0 10 1 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 M V (V) W p /W n
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter Determining V Determining V IH IH and V and V IL IL V OH V OL V in V out V M V IL V IH A simplified approach
Background image of page 12
EE526 Inverter Inverter Gain Inverter Gain 0 0.5 1 1.5 2 2.5 -18 -16 -14 -12 -10 -8 -6 -4 -2 0 V in (V) gain
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter Gain as a function of VDD Gain as a function of VDD 0 0.05 0.1 0.15 0.2 0 V in (V) V out 0 0.5 1 1.5 2 2.5 0 1 2 V in Gain=-1
Background image of page 14
EE526 Inverter Simulated VTC Simulated VTC 0 0.5 1 1.5 2 2.5 0 1 2 V in (V) V out
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter Impact of Process Variations Impact of Process Variations 0 0.5 1 1.5 2 2.5 0 0.5 1 1.5 2 2.5 V in (V) V out (V) Good PMOS Bad NMOS Good NMOS Bad PMOS Nominal
Background image of page 16
EE526 Inverter Propagation Delay Propagation Delay
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter CMOS Inverter Propagation Delay CMOS Inverter Propagation Delay Approach 1 Approach 1 V DD V out V in = V DD C L I av t pHL = C L V swing /2 I C L k n V ~
Background image of page 18
EE526 Inverter CMOS Inverter Propagation Delay CMOS Inverter Propagation Delay Approach 2 Approach 2 V DD V out V in = V DD R on C L t pHL = f(R on .C L ) = 0.69 R C L t V out V DD R C L 1 0.5 ln(0.5) 0.36
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter CMOS Inverters CMOS Inverters Polysilicon In Out Metal1 V DD GND PMOS NMOS 1.2 μ m =2 λ
Background image of page 20
EE526 Inverter 0 0.5 1 1.5 2 2.5 x 10 -10 -0.5 0 1 2 3 t (sec) V out (V) Transient Response Transient Response t p = 0.69 C L (R eqn +R eqp )/2 ? t pLH t pHL
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE526 Inverter Design for Performance Design for Performance ± Keep capacitances small ± Increase transistor sizes ² watch out for self-loading!
Background image of page 22
Image of page 23
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/24/2010 for the course EE 101 taught by Professor Redekopp during the Spring '06 term at USC.

Page1 / 78

ee526-l2 - The Inverter EE526 Inverter The CMOS Inverter A...

This preview shows document pages 1 - 23. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online