Ch3 - EE306 IntroductiontoComputing...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Ramesh Yerraballi 3-1 EE 306 Introduction to Computing Chapter 3: Digital Logic Structures
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-2 Electronic Switch that operates like a  gate (open/close) MOS: Metal Oxide Semiconductor Basic Operation MOS Transistors Source Drain Gate Gate 2.9 volts Battery (Power Supply) Gate = 0 volts    => Open Circuit (no glow)         = 2.9 volts => Closed Circuit (glow)
Background image of page 2
Ramesh Yerraballi 3-3 They operate inversely n-Type and p-Type Transistors Source Drain Gate Source Drain Gate Gate = 0 => Open Circuit         = 1 => Closed Circuit Gate = 1 => Open Circuit         = 0 => Closed Circuit N-Type P-Type CMOS circuits contain both n and p-type  transistors (Complementary MOS)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-4 The Not Gate 2.9 v Out 0 v In p-type n-type Out = 1 In = 0 p-type In Out 0 v 2.9 v 2.9 v 0 v n-type In Out 0 1 1 0 QuickTimeª an TIFF (Uncompresse are needed to see
Background image of page 4
3-5 The NOR Gate 2.9 v C 1 0 0 0 C = 0 p-type p-type n-type n-type QuickTimeª and TIFF (Uncompressed are needed to see t
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-6 The OR Gate 2.9 v 0 v A B 0 v A B C D 0 0 1 0 0 1 0 1 1 0 0 1 1 1 0 1 C QuickTimeª an TIFF (Uncompress are needed to see QuickTimeª an TIFF (Uncompresse are needed to see QuickTimeª and TIFF (Uncompressed are needed to see t D
Background image of page 6
Ramesh Yerraballi 3-7 The AND Gate QuickTimeª an TIFF (Uncompresse are needed to see A B C D 0 0 1 0 0 1 1 0 1 0 1 0 1 1 0 1 A C D B NAND QuickTimeª and TIFF (Uncompressed are needed to see t QuickTimeª an TIFF (Uncompresse are needed to see
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-8 DeMorgan’s Law QuickTimeª and a TIFF (Uncompressed) decompressor are needed to see this picture. A B C A B A’ B’ AND C A OR B 0 0 1 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 0 1 1 1 1 0 0 0 1 1 (A’ AND B’)’ = A OR B (A’.B’)’ = A + B
Background image of page 8
Ramesh Yerraballi 3-9 Larger Gates QuickTimeª an TIFF (Uncompresse are needed to see A B C OUT A B C OUT 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-10 Representation of Logic 1. Truth Table 2. Logic Expression 3. Logic Circuit A B C D F 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 1 1 0 1 0 0 0 0 1 0 1 0 0 1 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 0 1 1 1 0 1 0 0 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 QuickTimeª and a TIFF (Uncompressed) decompressor are needed to see this picture.
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 30

Ch3 - EE306 IntroductiontoComputing...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online