ECE620_hw8 - 2 Obtain logic hazard-free equations for the circuit 3 Draw a gate level circuit implementation for the half adder circuit 4 Obtain

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 620 Dr. R. ROOSTA H.W # 8 Design a fundamental mode asynchronous sequential circuit with the following behavior. The circuit has two external inputs A and B, one Mealy output SUM, and one Moore output CARRYOUT. The circuit operation is that of a half adder as shown in the state diagram. Design the circuit so that it is logic hazard free. achoose a race free state assignment. 1) Obtain the composite Karnaugh Map for the next state and external outputs.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 2) Obtain logic hazard-free equations for the circuit. 3) Draw a gate level circuit implementation for the half adder circuit. 4) Obtain the composite Karnaugh Map for the S and R excitation inputs. 5) Obtain logic hazard-free S and R excitation input equations, and draw the half adder circuit using S-R NOR latches. 6) Draw the half adder circuit using S-R NAND latches....
View Full Document

This note was uploaded on 02/27/2010 for the course ECE 620 taught by Professor Raminroosta during the Spring '10 term at CSU Northridge.

Ask a homework question - tutors are online