homework1 - another flipflop? 4. Write the header for a...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 526 Homework 1 Due February 4, 2010 1. Explain the limitations of using K-maps for logic design and minimization. 2. What are some factors that might cause one design to be better than another, assuming both are functionally correct? 3. What are two reasons to avoid clocking a flipflop from a logic gate or from
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: another flipflop? 4. Write the header for a Verilog description of an eight-bit adder/subtractor, including carries/borrows. This does not include writing the functional code for the module but it does include all the I/O statements as well as a comment section at the top....
View Full Document

This document was uploaded on 02/27/2010.

Ask a homework question - tutors are online