{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Quiz 3 solution

# Quiz 3 solution - Name Student ID The University of British...

This preview shows pages 1–4. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Name: Student ID: The University of British Columbia Department of Electrical and Computer Engineering EECE 201 Project Integrated Program Module 2, Quiz 3 16 November 2009 Time: 50 minutes Notes books calculators etc are NOT allowed. There are three uestions over ﬁve 8. es includin the formula sheet}. Good luck! 1. [10 points] Consider the circuit below: 01k Given the “Clk” and “In” waveforms shown below, draw the waveforms at points 1, 2, 3 and 4 on the same graph. Assume that at the very beginning, point 1 is at logic value “0” and point 3 is at logic value “1”. Also assume that the latch and the flip-ﬂop have no delay. Page 1 of 5 Name: Student ID: 2. [15 points] a) Complete the truth table for the circuit below. A Control Wham Wire/=0 {or 315 T“ £>Q(t+m)=o.c-t) 530 when, Cmtroi:i 4! ml a.) T5! spacmhﬁék) i. ML 38—") 4’ ﬂ“ 31 it at ' => 7;. meow if;gj_'.f_"j’jlfi‘jfﬁ;* ’ﬁj..iﬁQj;i,f,,,..i.,.. i? MHz-c.5130? Olin)” Q (t) (3% ,ars) ﬂchJ . R (if) (I 15f“) IWWZM O b) Ass is 1 ns If the‘ ‘set up time of the flip— ﬂop IS 5 us, what 13 the overall‘ ‘set up ”time of the circuit? C77“: Wci£% Dam mm/wtjé’WFF,‘5 ﬁrm» A éfijog £@.'Z+2-+l=6ns @ Omﬂ 30/571 flimré—j-bl :ilmS Page 2 of 5 Name: Student ID: 3. [25 points] Consider the circuit below: i f 1) 553 7:;ng Wt m4 fad—[we doc/4 edge Assume that each ﬂip-ﬂop has a small delay (much smaller than the clock period, but not negligible) and that the points 1, 2 and 3 are all initially at logic value “0”. ' a) Draw the waveforms for points 1, 2 and 3 on the graph below: Page 3 of 5 Name: Student ID: Problem 2 continued. 9 b) What function is this circuit performing? Brieﬂy explain the behaviour of the JK ﬂip-ﬂops in 2 h this conﬁguration. @ Con/mi [ﬂ (loam/FF? H c) If the delay of each ﬂip-ﬂop is 10 ns, what is the maximum clock frequency that can be used without undermining the Circuit’s proper operation? WM Mara-am?— ﬁcmwrcﬁr WM 0175 W 3 04/14/4— ?, WW WWW i1; be, W ﬁrs/Le» 79m» FFB E, Wt Mm w W :1; MM omit/M m ...
View Full Document

{[ snackBarMessage ]}