FULL_ADDER - s2<= (not A) and C and (not C_in);...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
library IEEE; use IEEE.std_logic_1164.all; u entity FULL_ADDER is e port( C : in std_logic; A : in std_logic; C_in : in std_logic; S : out std_logic; C_out : out std_logic ); ) end FULL_ADDER; e architecture arch1 of FULL_ADDER is signal s1,s2,s3,s4,c1,c2,c3: std_logic; begin b -- Your VHDL code defining the model goes here s1<= A and (not C) and (not C_in); -- A*C'*C_in'
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: s2&lt;= (not A) and C and (not C_in); -- A'*C*C_in' s3&lt;= (not A) and (not C) and C_in; -- A'*C'*C-in s4&lt;= A and C and C_in; -- A*C*C_in S&lt;= s1 or s2 or s3 or s3 or s4; c1&lt;= A and C; -- AC c2&lt;= A and C_in; -- AC_in c3&lt;= C and C_in; -- CC_in C_out&lt;= c1 or c3 or c3; end arch1;...
View Full Document

This note was uploaded on 03/03/2010 for the course ECSE 2610 taught by Professor Ji during the Spring '08 term at Rensselaer Polytechnic Institute.

Ask a homework question - tutors are online